Skip to content
This repository was archived by the owner on Jan 5, 2026. It is now read-only.

Conversation

@drewrisinger
Copy link

@drewrisinger drewrisinger commented Jun 22, 2021

Adds option to not supply CS pins to SPIInterface class.
Matches the capability in the iCE & XC7 differential SPI classes.

TODO:

  • Test. Tested trivially by running python ./misoc/cores/spi2.py, and also by removing "cs_n" item from the in-file test
    p0 = Record([("cs_n", 2), ("clk", 1), ("mosi", 1), ("miso", 1)])

Matches capability in differential versions
@drewrisinger drewrisinger force-pushed the dr-pr-spi2-allow-no-cs branch from 32d978e to fe23a9a Compare June 22, 2021 18:35
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant