VectorCGRA and RISC-V CPU integration.
forked from rp15/accelerator_soc
-
Notifications
You must be signed in to change notification settings - Fork 0
coredac/accelerator_soc
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
VectorCGRA and RISC-V CPU integration.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- SystemVerilog 100.0%