Skip to content

Commit f18b433

Browse files
asmellbycfriedt
authored andcommitted
dts: arm: silabs: Add xgm24 modules
Add devicetree and soc entries for xgm24 modules. Signed-off-by: Aksel Skauge Mellbye <aksel.mellbye@silabs.com>
1 parent b6f5b59 commit f18b433

19 files changed

+618
-7
lines changed
Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240pa22vna", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <80>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&radio {
37+
pa-voltage-mv = <1800>;
38+
};
39+
40+
&sram0 {
41+
reg = <0x20000000 DT_SIZE_K(256)>;
42+
};
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240pa32vna", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <50>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&sram0 {
37+
reg = <0x20000000 DT_SIZE_K(256)>;
38+
};
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240pa32vnn", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <50>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&sram0 {
37+
reg = <0x20000000 DT_SIZE_K(256)>;
38+
};
Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240pb22vna", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <80>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&radio {
37+
pa-voltage-mv = <1800>;
38+
};
39+
40+
&sram0 {
41+
reg = <0x20000000 DT_SIZE_K(256)>;
42+
};
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240pb32vna", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <50>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&sram0 {
37+
reg = <0x20000000 DT_SIZE_K(256)>;
38+
};
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240pb32vnn", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <50>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&sram0 {
37+
reg = <0x20000000 DT_SIZE_K(256)>;
38+
};

dts/arm/silabs/xg24/bgm240sa22vna.dtsi

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8,6 +8,7 @@
88

99
#include <mem.h>
1010
#include <silabs/xg24/bgm24.dtsi>
11+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
1112

1213
/ {
1314
soc {
@@ -16,6 +17,10 @@
1617
};
1718
};
1819

20+
&dcdc {
21+
silabs,pfmx-peak-current-milliamp = <80>;
22+
};
23+
1924
&flash0 {
2025
reg = <0x08000000 DT_SIZE_K(1536)>;
2126
};
Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/bgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,bgm240sb22vna", "silabs,bgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <80>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&radio {
37+
pa-voltage-mv = <1800>;
38+
};
39+
40+
&sram0 {
41+
reg = <0x20000000 DT_SIZE_K(256)>;
42+
};
Lines changed: 42 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/mgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,mgm240pa22vna", "silabs,mgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <80>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&radio {
37+
pa-voltage-mv = <1800>;
38+
};
39+
40+
&sram0 {
41+
reg = <0x20000000 DT_SIZE_K(256)>;
42+
};
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
/*
2+
* Copyright (c) 2025 Silicon Laboratories Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <mem.h>
8+
#include <silabs/xg24/mgm24.dtsi>
9+
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,mgm240pa32vna", "silabs,mgm24", "silabs,xg24", "silabs,efr32",
14+
"simple-bus";
15+
};
16+
};
17+
18+
&dcdc {
19+
silabs,pfmx-peak-current-milliamp = <50>;
20+
};
21+
22+
&flash0 {
23+
reg = <0x08000000 DT_SIZE_K(1536)>;
24+
};
25+
26+
&hfxo {
27+
ctune = <140>;
28+
precision = <50>;
29+
status = "okay";
30+
};
31+
32+
&lfrco {
33+
precision-mode;
34+
};
35+
36+
&sram0 {
37+
reg = <0x20000000 DT_SIZE_K(256)>;
38+
};

0 commit comments

Comments
 (0)