Parallel implementation of training process for HSIC sigma-network

[spino17]

Current implementation of HSIC training process has single core computations but we can very well exploit the layer independence to train each layer on a different processor which can heavily speed up the training process.