Skip to content

Want to know some details of the back #346

@ekikun

Description

@ekikun

Hi I'm a freshman of HDL, our Compilers Principles teacher ask us to study how to translate nMigen into RTLIL, then translate it into
Verilog. Could you give me a guide on how to read your back translation source code?I would really appreciate any help you can give me.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions