Skip to content

Commit 65078bc

Browse files
committed
Readme: Update usage summary
1 parent ae40303 commit 65078bc

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@ Simple UART (Universal Asynchronous Receiver & Transmitter) module for serial co
77
The UART module was tested in hardware. In the near future it will be implemented generic support for parity bit and set the number of stop bits. Stay tuned!
88

99
**Synthesis resource usage summary:**
10-
- Logic element (LUT): 85
10+
- Logic element (LUT): 77
1111
- Registers (FF): 51
1212

1313
*Synthesis was performed using Quartus II 64-Bit Version 13.0.1 with default settings.*

0 commit comments

Comments
 (0)