We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1717645 commit 2390304Copy full SHA for 2390304
README.md
@@ -1,2 +1,3 @@
1
-# uart_for_fpga
2
-The simple VHDL UART for serial communication with an FPGA
+# Simple UART for FPGA
+
3
+Simple UART (Universal Asynchronous Receiver & Transmitter) module for serial communication with an FPGA. The UART module was implemented using VHDL.
0 commit comments